A 1/1.7-inch 20Mpixel Back-Illuminated Stacked CMOS Image Sensor with Parallel Multiple Sampling

نویسندگان

  • Hayato Wakabayashi
  • Atsushi Suzuki
  • Toshiki Kainuma
  • Chihiro Okada
  • Naoki Kawazu
  • Takumi Oka
  • Kensuke Koiso
  • Atsushi Masagaki
  • Youichi Yagasaki
  • Shigeru Gonoi
  • Tatsuya Ichikawa
  • Tohru Ueda
  • Masatoshi Mizuno
  • Tatsuya Sugioka
  • Takafumi Morikawa
  • Yoshiaki Inada
چکیده

We have developed a 1/1.7-inch 20Mpixel back-illuminated stacked CMOS image sensor with parallel multiple sampling plus the two simultaneous output streams. This sensor has achieved the RMS random noise of 1.3ewith the parallel multiple sampling and the two simultaneous output streams of 4Mpixel for a movie mode and 16Mpixel for a still mode with a 2.3Gb/s/lane high-speed interface. The stacked structure realizes on analog implementation of the double column parallel ADCs.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Column-Parallel Single Slope ADC with Digital Correlated Multiple Sampling for Low Noise CMOS Image Sensors

This paper presents a low noise CMOS image sensor (CIS) using 10/12 bit configurable column-parallel single slope ADCs (SS-ADCs) and digital correlated multiple sampling (CMS). The sensor used is a conventional 4T active pixel with pinned-photodiode as detector. The test sensor has been fabricated in 0.18 μm CMOS image sensor process from TSMC. The ADC nonlinearity measurement result shows tota...

متن کامل

Backside Illuminated Global Shutter Cmos Image Sensors

We report on 2and 4 megapixel backside illuminated image sensors with a 5.5 μm global shutter pixel manufactured in 0.18 μm CMOS. Global shutter pixels require an in-pixel storage node next to the photodiode. This storage node should not be light sensitive. This is specified by parasitic light sensitivity, which is the ratio of the amount of light detected by the storage node divided by the amo...

متن کامل

Piece-Wise-Linear Ramp ADC for CMOS Image Sensor and Calibration Techniques

In this paper, a 10-bit digital Correlated Double Sampling (CDS) high-speed CMOS Image Sensor designed in 65nm BSI technology for a 1.1μm pixel is proposed. The readout architecture has been developed to read a 13Mpix sensor (4248 x 3216) at 55frames/s, requiring a row time of 5.5μs. The readout is based on a Piece-Wise Linear (PWL) ramp generator implementing an I/C structure. Two innovative c...

متن کامل

A Back-illuminated Megapixel Cmos Image Sensor

Imaging with a back-illuminated CMOS imager provides a number of advantages, especially as the pixel size is reduced. These advantages include high (1 00%) fill-factor and increased quantum efficiency, efficient implementation of antireflection coatings, improved angular response, availability of the traditional “frontside” of the pixel to incorporate in-pixel processing circuits, and increased...

متن کامل

Toward One Giga Frames per Second — Evolution of in Situ Storage Image Sensors

The ISIS is an ultra-fast image sensor with in-pixel storage. The evolution of the ISIS in the past and in the near future is reviewed and forecasted. To cover the storage area with a light shield, the conventional frontside illuminated ISIS has a limited fill factor. To achieve higher sensitivity, a BSI ISIS was developed. To avoid direct intrusion of light and migration of signal electrons to...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015